

---

---

**PAS 9795/DIO  
ENGINEERING SPECIFICATION**

---

---

**80 CHANNEL VME DIGITAL  
INPUT / OUTPUT CARD  
Revision B (06/06/2000)**

Additional copies of this manual or other Precision Analog Systems (PAS) literature may be obtained from:

Precision Analog Systems Co.  
7540 NW 5<sup>th</sup> Street - Suite 2  
Plantation, Florida 33317  
Phone: (954) 587-0668  
Fax: (954) 587-0665  
E-mail: [info@precisionanalog.com](mailto:info@precisionanalog.com)

The information in this document is subject to change without notice.

PAS makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Although extensive editing and reviews are performed before release, PAS assumes no responsibility for any errors that may exist in this document. No commitment is made to update or keep current the information contained in this document.

PAS does not assume any liability arising out of the application or use of any product or circuit described herein, nor is any license conveyed under any patent rights or any rights of others.

PAS assumes no responsibility resulting from omissions or errors in this manual, or from the use of information contained herein.

PAS reserves the right to make any changes, without notice, to this product to improve reliability, performance, function or design.

All rights reserved.

# 80 Channel VME Digital Input / Output Card

## TABLE OF CONTENTS

Section	Title	Page
I	<b>INTRODUCTION</b>	5
	General Description	5
	Card Features	6
II	<b>SPECIFICATIONS</b>	7
	Electrical Specifications	7
	Environmental Specifications	8
	Physical Specifications	8
	Jumpers and Indicators	9
	Interrupt Level & Address Selection Switch	12
	LED's	13
	Connector Definitions	13
III	<b>PROGRAMMING INFORMATION</b>	16
	Board Identifier PROM	17
	Interrupt Latch Register	17
	Control and Status Register	18
	Interrupt Pending Register	20
	Interrupt Mask Register	20
	Clear Interrupt Port	21
	Interrupt Vector Register	21
	Flag Input/Output Port	22
	Output Enable Register	22
	Input/Output Ports	23

# 80 Channel VME Digital Input / Output Card

## LIST OF TABLES

Table	Title	Page
1	Address Modifiers	9
2	Pluggable Jumper Definitions	10
3	Jumper # / Function	11
4	VMEbus Interrupt Level	12
5	Base Address Bit	12
6	P4 Connector Pin Definitions	14
7	P3 Connector Definitions	15
8	Memory Map	16
9	Interrupt Latch Register	17
10	Control & Status Register	18
11	Interrupt Pending Register	20
12	Interrupt Mask Register	20
13	Clear Interrupt Port	21
14	Interrupt Vector Register	21
15	Flag Input/Output Port	22
16	Output Enable Register	22
17	Input/Output Data Ports	23

# I. INTRODUCTION

## GENERAL DESCRIPTION

The PAS 9795/DIO is a VME based, 80 Channel, TTL level, Digital Input / Output card. Sixty-four of the channels are arranged as eight byte wide bi-directional data ports. Each port consists of an eight-bit output data register with output enable, and an eight bit input buffer. The input buffers always monitor the state of the I/O lines, and the output data registers can either drive the I/O lines, or disconnect from the I/O by assuming a high impedance state. Individual data ports can be programmed for input or output by clearing or setting the appropriate bits in the output enable registers. When the data port is configured as an output the state of the output lines can be read back with the input register.

Eight flag I/O channels are available that can either be used as interrupt acknowledge lines or as general purpose I/O. Flag channels have the same drive capability and configurability as the data ports. The direction of the flag channels is controlled with two bits in the Control and Status Register. Jumper plugs can be installed to bypass the control bits and always configure the flag channels as outputs.

Eight interrupt lines are provided to allow externally connected devices to generate VMEbus interrupts on any level. External interrupts can be individually enabled or disabled using two byte wide Interrupt Mask Registers. Jumpers on the board are used to configure the interrupt circuits to either detect and latch interrupts on the rising or falling edge of the interrupt input signal. All of the interrupt input signals are pulled up with 10 K Ohm resistors to keep unused interrupt logic in the high state.

The channels are divided in two blocks of 40 channels. Each block of I/O lines is terminated on a 50 position shrouded header at the cards front panel. The channels in each block consist of four byte wide bi-directional data ports; four flag I/O lines and four interrupt input lines.

VME systems with A16, A24, or A32 addressing, and data bus widths of 8, 16 and 32 bits are supported. Thirty-two bit transfers are only supported by the data ports. The other registers on the card use byte or word transfers. Pluggable jumpers are used to configure the width of the address bus, and the instruction determines the width of the data transfer. A board identifier PROM, Control and Status register and interrupt control registers are also provided.

### **Card Features: PAS 9795/DIO**

- 80 TTL level I/O signals arranged as, 64 general purpose I/O, 8 flag I/O, 8 interrupts
- General purpose I/O arranged as 8 byte wide bi-directional data ports
- Flag I/O arranged as 1 byte wide bi-directional data port
- Flag I/O jumper configurable as output only for interrupt acknowledge applications
- Interrupt latch inputs arranged as 1 byte wide input register
- Interrupt circuit detects rising or falling edge of interrupt input, and latches on the edge
- Interrupt edge detection is jumper selectable per bit for rising or falling edge
- Interrupts are maskable on a per bit basis
- All interrupt input lines are pulled up with 10 K Ohms, to prevent false triggering
- Input / Output lines are terminated on 2, 50 position shrouded headers at the front panel
- All output signal lines including flags have high current, 64 mA, sink current capability
- Board identifier PROM; ID code is VMEID PAS9795DIO \*. (\* Is revision level)
- SYSFAIL LED and Pass LED at the front panel
- VME SYSFAIL assert on power up, jumper selectable
- VME access: D32, D16, D8; A32, A24, A16 Slave
- VME interrupt; switch selectable level 1 through 7
- VME 6U form factor; 233 mm x 160 mm card size.

## II. SPECIFICATIONS

### Electrical Specifications

Number of I/O Channels	64
Number of Flag I/O Channels	8
Number of Interrupt Input Lines	8

### Output Characteristics I/O and Flag I/O Channels

Low Level Output Current	64 mA
High Level Output Current	-15 mA
Low Level Output Voltage @ IOL = 64 mAmps	0.35 V (typ.), 0.5 V (max.)
High Level Output Voltage @ IOH = -3 mA	2.4 V (min.), 3.2 V (typ.)
High Level Output Voltage @ IOH = -15 mA	2.0 V (min.)
Output Polarity	High True

### Input Characteristics I/O, Flag and Interrupt Inputs

High Level Input Voltage	2.0 V (min.)
Low Level Input Voltage	0.8 V (max.)
High Level Input Current @ V In = 2.7 V	20 uA (max.)
Low Level Input Current @ V In = 0.4 V	-0.7 mA (max.)

Note: All inputs are pulled up to + 5 Volts with 10 K Ohms. The low level input current includes -0.5 mA of current that flows through the resistor.

Card Power Requirements	5 Volts @ 1 Amp (typ)
VMEbus Compliance	Fully compatible with VMEbus standard
Address Range	A32, A24, A16 jumper selectable
Address Block Size	2 K consecutive byte locations
Data Width	D32, D16, D8
Interrupts	IRQ1 through IRQ7 switch selectable

## **Environmental Specifications**

Operating Temperature Range	0 to 60 degrees Celsius with forced air-cooling.
Storage Temperature Range	-20 to 85 degrees C.
Relative Humidity Range	20% to 80%, non-condensing

## **Physical Specifications**

Dimensions	Form factor: Double (160 mm x 233 mm)
Weight	12 oz. (typ) 16 oz. (max)
Connectors	2 ea. 96 pos. DIN (VME bus connectors) 2 ea. 50 pos. shrouded headers, (Input / Output data connectors)

## Jumpers, Switches and Indicators

The 9795/DIO card contains 29 jumper plugs, one nine-position DIPswitch and two LED indicators. Sixteen of the jumpers are used to set the board's VME base address, and are defined in Table 2 on page 10. When a jumper is installed, the corresponding address bit must be low to select the card's address, and when a jumper is removed the corresponding address bit must be high. The card is shipped configured for address F0000000, so that 12 of the possible 16 address jumpers are installed.

Jumper J3 is used to configure to board to respond only to Supervisor access or to respond to both Non - Privileged and Supervisor accesses. When J3 is installed, the board only responds to Supervisor accesses. When J3 is removed, the board responds to both Non – Privileged and Supervisor accesses.

Jumpers J25 and J26 are used to select the boards operating environment, either A16, A24 or A32, and the installation of these jumpers is defined in table 2. J3 is used in combination with J25 and J26 to determine which address modifiers to board responds to. The address modifiers that the board responds to are defined below, as a function of J3, J25 and J26.

**TABLE 1**  
**Address Modifiers**

J26	J25	J3	Address Modifiers	Address Space
IN	IN	IN	0D	Extended I/O
IN	IN	OUT	09, 0D	Extended I/O
IN	OUT	IN	2D	Short I/O
IN	OUT	OUT	29, 2D	Short I/O
OUT	IN	IN	3D	Standard I/O
OUT	IN	OUT	39, 3D	Standard I/O
OUT	OUT	IN	2D	Short I/O
OUT	OUT	OUT	29, 2D	Short I/O

Jumper J28 allows the SYSFAIL line to be driven with bit 0 of the control register when it is installed.

**TABLE 2**  
**PLUGGABLE JUMPER DEFINITIONS**

<b><u>Jumper #</u></b>	<b><u>Function</u></b>
J3 IN	Supervisor Access
J3 OUT	Supervisor and Non-Privileged
J9	A16
J10	A17
J11	A18
J12	A19
J13	A20
J14	A21
J15	A22
J16	A23
J17	A24
J18	A25
J19	A26
J20	A27
J21	A28
J22	A29
J23	A30
J24	A31
J25 IN, J26 IN	A32 Addressing
J25 IN, J26 OUT	A24 Addressing
J25 OUT, J26 X	A16 Addressing
J28	SYSFAIL controlled by control register

## **Jumpers, Switches and Indicators Cont.**

Jumper plugs JP1 through JP8 are used to define which edge on the interrupt input lines will cause an interrupt to latch. JP1 is used to configure interrupt line 0 on port A, (PAI0) and JP8 is used to configure interrupt line 3 on port B, (PBI3). The relationship between the jumper plugs and the interrupt lines is shown in table 3. When the jumpers are installed in the right position, the interrupt will latch on a low to high transition of the interrupt input signal. When the jumpers are installed in the left position, the interrupt will latch on the high to low transition of the interrupt input signal.

Jumper plug JP17 is used to configure the flag output port, for either output only operation or for bi-directional operation. When it is installed from position 1 to 2, the port is configured for bi-directional operation, and the control register specifies the direction. When it is installed from position 2 to 3, the port is configured for output operation. JP 17 controls flag ports A and B.

**TABLE 3**

Jumper #	Function
JP1	PAI0
JP2	PAI1
JP3	PAI2
JP4	PAI3
JP5	PBI0
JP6	PBI1
JP7	PBI2
JP8	PBI3
JP17	Flag Ports A, B

### **Interrupt Level and Address Selection Switch (SW-1/2)**

A nine-position DIPswitch is installed to select the interrupt level and base address for the card. The silk screen on the card labels the locations on the card where the switches are installed as, SW1, SW2. A single nine position switch is installed at this location. The first three positions of the switch selects which VME interrupt level the card will use. These positions are labeled 1,2 and 3 on the switch. The remaining 6 positions are labeled 4 through 9 on the switch, and they are used to select the cards base address.

The relationship between the interrupt level and switch setting is shown below.

**TABLE 4**  
**VMEbus Interrupt Level**

Position 1	Position 2	Position 3	VMEbus Interrupt Level
Open	Open	Open	7
Open	Open	Closed	6
Open	Closed	Open	5
Open	Closed	Closed	4
Closed	Open	Open	3
Closed	Open	Closed	2
Closed	Closed	Open	1
Closed	Closed	Closed	None

The relationship between the base address bits and the switch setting is shown below.

**TABLE 5**  
**Base Address Bits**

Switch Position	Address Bit
4	10
5	11
6	12
7	13
8	14
9	15

## **LED's**

Two LED's are provided at the front panel to indicate the board's status, and they are controlled by the CSR.

The upper red LED is the Fail LED, and powers up on. This LED is controlled with bit 0 of the control register, and can be turned off by writing a one to that bit. The SYSFAIL line will also be driven when the Fail LED is on, if J28 is installed.

The lower green LED is the Pass LED, and powers up off. This LED is controlled by bit 1 of the control register, and can be turned on by writing a one to that bit. This LED can be used to indicate the board has passed some initial power up tests.

## **Connector Definitions**

Two 96 position DIN connectors are installed on the backplane end of the board to make the standard VME bus connection. P1 is the upper connector and connects to the first 16 data lines, 24 address lines and the control signals. P2 is the lower connector and connects to an additional 16 data lines and 8 address lines to complete the A32, D32 VMEbus interface.

Two 50 position shrouded headers are installed through the board's front panel to provide access to the I/O channels. The top connector is P3, and it terminates port B. The lower connector is P4, and it terminates ports A. The pin out of the P4 & P3 connectors is defined in tables 6 & 7 respectively on the following pages.

**TABLE 6****P4 Connector Pin Definitions**

GND	50	49	GND
GND	48	47	GND
PAF3	46	45	PAI3
PA3-7	44	43	PA3-6
PA3-5	42	41	PA3-4
PA3-3	40	39	PA3-2
PA3-1	38	37	PA3-0
GND	36	35	GND
PAF2	34	33	PAI2
PA2-7	32	31	PA2-6
PA2-5	30	29	PA2-4
PA2-3	28	27	PA2-2
PA2-1	26	25	PA2-0
GND	24	23	GND
PAF1	22	21	PAI1
PA1-7	20	19	PA1-6
PA1-5	18	17	PA1-4
PA1-3	16	15	PA1-2
PA1-1	14	13	PA1-0
GND	12	11	GND
PAF0	10	9	PAI0
PA0-7	8	7	PA0-6
PA0-5	6	5	PA0-4
PA0-3	4	3	PA0-2
PA0-1	2	1	PA0-0

**TABLE 7**  
**P3 Connector Definitions**

GND	50	49	GND
GND	48	47	GND
PBF3	46	45	PBI3
PB3-7	44	43	PB3-6
PB3-5	42	41	PB3-4
PB3-3	40	39	PB3-2
PB3-1	38	37	PB3-0
GND	36	35	GND
PBF2	34	33	PBI2
PB2-7	32	31	PB2-6
PB2-5	30	29	PB2-4
PB2-3	28	27	PB2-2
PB2-1	26	25	PB2-0
GND	24	23	GND
PBF1	22	21	PBI1
PB1-7	20	19	PB1-6
PB1-5	18	17	PB1-4
PB1-3	16	15	PB1-2
PB1-1	14	13	PB1-0
GND	12	11	GND
PBF0	10	9	PBI0
PB0-7	8	7	PB0-6
PB0-5	6	5	PB0-4
PB0-3	4	3	PB0-2
PB0-1	2	1	PB0-0

### III. PROGRAMMING INFORMATION

The 9795/DIO card responds to byte, word and long-word transfers to the data port registers. Word and byte transfers to the control registers and the board identifier PROM are also supported. An example of the card's memory map is shown below, and indicates that this card appears as a 1 Kbyte block of VME memory.

**TABLE 8**

**PAS 9795/DIO MEMORY MAP**

BASE +000	RESERVED	V (56)	001
002	RESERVED	M (4D)	003
004	RESERVED	E (45)	005
006	RESERVED	I (49)	007
008	RESERVED	D (44)	009
00A	RESERVED	P (50)	00B
00C	RESERVED	A (41)	00D
00E	RESERVED	S (53)	00F
000	RESERVED	9 (39)	011
012	RESERVED	7 (37)	013
014	RESERVED	9 (39)	015
016	RESERVED	5 (35)	017
018	RESERVED	D (44)	019
01A	RESERVED	I (49)	01B
01C	RESERVED	O (4F)	01D
01E	RESERVED	B (42)	01F
020	RESERVED	RESERVED	021
07E	RESERVED	RESERVED	07F
080	INTERRUPT LATCH	CONTROL & STATUS	081
082	PEND. INTERRUPT	INTERRUPT MASK	083
084	CLEAR INTERRUPT	INTERRUPT VECTOR	085
086	FLAG I/O PORT	OUTPUT ENABLE	087
088	DATA PORT A0	DATA PORT A1	089
08A	DATA PORT A2	DATA PORT A3	08B
08C	DATA PORT B0	DATA PORT B1	08D
08E	DATA PORT B2	DATA PORT B3	08F
090	RESERVED	RESERVED	091
3FE	RESERVED	RESERVED	3FF

### **Board Identifier PROM (Base Address + 001H to 01FH) Read Only**

The Board Identifier PROM is located starting at the board's base plus 1, and continues to the base address plus 1F. Byte and word reads to the Identifier PROM are supported.

Only the least significant byte of a word read will contain valid data, and the most significant byte will contain FF. The ID PROM contains 16 ASCII characters that specify the board's model number and revision level. A write to the ID PROM location will handshake, but not transfer any data.

### **Interrupt Latch Register (Base Address + 080H) Read Only**

The Interrupt Latch Register is used to determine which device has generated an interrupt. Each interrupt input provides an edge detection circuit and interrupt latch. This register displays the status of the latched interrupts, and not the current state of the interrupt input lines. The format of this register is shown below.

**TABLE 9**

**Interrupt Latch Register**

7	6	5	4	3	2	1	0
Intrpt In 7	Intrpt In 6	Intrpt In 5	Intrpt In 4	Intrpt In 3	Intrpt In 2	Intrpt In 1	Intrpt In 0

## Control & Status Register (Base Address + 081H) Read / Write

The Control & Status Register, (CSR), provides two bits that are used to set the states of the front panel LED's and SYSFAIL line, an interrupt pending bit, an interrupt enable bit, a software reset bit, and three read / write bits. The CSR is addressed at offset 081 from the base addresses. The format of this register is shown below.

**TABLE 10**  
**Control & Status Register**

7	6	5	4	3	2	1	0
User Flag	User Flag	En Flag	Soft Rst	Int Enbl	Int Pend	Pass LED	Fail LED

**Bit 0** of the CSR steers the Fail LED at the front panel. The SYSFAIL line on the backplane will also be asserted if J28 is installed, and bit 0 is reset in the CSR. When the card is reset the Fail LED will come on. The LED and the SYSFAIL line can be turned off by writing a one to bit 0. Reading bit 0 returns the state that was last written.

**Bit 1** of the CSR controls the Pass LED. This LED will be turned off when the board is reset or when a zero is written to bit 1. The LED can be turned on by writing a one to bit 1. Reading bit 1 returns the state that was last written.

A pending interrupt is indicated when bit 2 of the CSR is a logic 1. In order for an interrupt to be pending at least one of the interrupt latches must be set and that interrupt must be enabled. More detailed status on which interrupt is pending, can be determined by reading the pending interrupt register. Bit 2 can set even when the interrupt enable bit in the CSR is disabled. This bit is read only.

The card's interrupt logic is enabled by writing a logic 1 to bit 3 of the CSR. With the interrupts enabled, any pending interrupt will cause the interrupt request lines to be driven onto the VMEbus. Writing a logic zero to bit 3 will disable the main interrupt logic. In response to power up or software reset, the interrupt logic will be disabled. Reading bit 3 returns the value that was last written.

The software-reset function is controlled by bit 4 of the CSR. When bit 4 is set to a logic 1, the card will be in the software reset state. In order to perform normal operations with the card, bit 4 must be reset to a logic 0. When software reset is performed, the registers on the card will reset to the following states;

- The Data Ports will all be configured as inputs
- The Data Output Registers will be cleared to 00H
- The Flag I/O Port will all be configured as inputs
- The Flag Output Register will be cleared to 00H
- The Interrupt Mask register will be cleared to 00H, disabling all interrupts
- Reading bit 4 returns the value that was last written

**Bit 5** enables the outputs on Flag I/O Port. Writing a logic 0 to this bit configures the port as an input by disabling the Flag Output Register. Writing a logic 1 configures the port for output. Reading this bit returns the value that was last written.

The function of bit 5 can be bypassed by installing jumper plug JP17 to position 2 to 3. When the jumper is installed in this position, the Flag Port will always be configured for output.

**Bits 6 and 7** of the CSR will return the value that was last written. These bits have no other function.

### **Interrupt Pending Register (Base Address + 082H) Read Only**

The Pending Interrupts Register displays the state of any pending interrupts. In order for an interrupt pending bit to be set, the associated interrupt latch must be set, and the interrupt must be enabled with the Interrupt Mask Register.

**TABLE 11**  
**Interrupt Pending Register**

7	6	5	4	3	2	1	0
Intrpt 7 Pnd	Intrpt 6 Pnd	Intrpt 5 Pnd	Intrpt 4 Pnd	Intrpt 3 Pnd	Intrpt 2 Pnd	Intrpt 1 Pnd	Intrpt 0 Pnd

A logic 1 indicates a pending interrupt.  
A logic 0 indicates no interrupt.

### **Interrupt Mask Register (Base Address + 083H) Read / Write**

The Interrupt Mask Register is used to enable and disable selected interrupt circuits from generating interrupt requests. Writing a 1 to a bit in this register will enable the associated circuit to generate an interrupt request. Writing a 0 will disable the associated circuit from generating an interrupt request. This register resets to all zeros at power up or in response to a software reset, which disables all of the interrupt circuits. The register can be read to determine which interrupts are enabled. The format of this register is shown below.

**TABLE 12**  
**Interrupt Mask Register**

7	6	5	4	3	2	1	0
Intrpt Msk 7	Intrpt Msk 6	Intrpt Msk 5	Intrpt Msk 4	Intrpt Msk 3	Intrpt Msk 2	Intrpt Msk 1	Intrpt Msk 0

Writing a logic 1 will enable the selected interrupt.  
Writing a logic 0 will disable the selected interrupt.

### Clear Interrupt Port (Base Address + 084H) Write Only

The Clear Interrupt Port is used to clear individual bits in the Interrupt Latch. Writing a 1 will clear an interrupt bit that is set, and a 0 will have no effect on the interrupt bits. These registers are used in interrupt service routines to clear the pending interrupt bits, and must also be written at power up to clear all of the bits in the Interrupt Latch. Reading this port address will return indeterminate data. The format of the Clear Interrupt Port is shown below.

**TABLE 13**  
**Clear Interrupt Port**

7	6	5	4	3	2	1	0
Intrpt Clr 7	Intrpt Clr 6	Intrpt Clr 5	Intrpt Clr 4	Intrpt Clr 3	Intrpt Clr 2	Intrpt Clr 1	Intrpt Clr 0

Writing a logic 1 will clear an interrupt.  
Writing a logic 0 will have no effect.

### Interrupt Vector Register (Base Address + 085H) Read / Write

The Interrupt Vector Register is a read write register that is used to determine the value of the Interrupt Vector that will be driven onto the VME bus during interrupt acknowledge cycles. Reading this register will return the value that was last written. The interrupt vector register powers up to an indeterminate state, and must be written with a valid vector prior to enabling the card's interrupts. The format of this register is shown below.

**TABLE 14**  
**Interrupt Vector Register**

7	6	5	4	3	2	1	0
Intrpt Vec 7	Intrpt Vec 6	Intrpt Vec 5	Intrpt Vec 4	Intrpt Vec 3	Intrpt Vec 2	Intrpt Vec 1	Intrpt Vec 0

### Flag Input /Output Port (Base Address + 086H) Read / Write

The Flag Input / Output Port is used to control the states of the flag output bits. Writing a logic one to a bit causes the corresponding flag output to go high, and a zero causes it to go low. Reading this register returns the last value written to it. The format of the Flag Input / Output Port is shown below.

**TABLE 15**  
**Flag Input / Output Port**

7	6	5	4	3	2	1	0
Flag	Flag	Flag	Flag	Flag	Flag	Flag	Flag
I/O 7	I/O 6	I/O 5	I/O 4	I/O 3	I/O 2	I/O 1	I/O 0
PBF3	PBF2	PBF1	PBF0	PAF3	PAF2	PAF1	PAF0

A logic 1 corresponds to a high state on the I/O Flag line.  
A logic 0 corresponds to a low state on the I/O Flag line.

### Output Enable Register (Base Address + 087H) Read / Write

The Output Enable Register is used to configure the byte wide I/O ports for either input or output operation. Writing a one to an output enable bit configures that port as an output, and a zero configures it as an input. Reading this register returns the last value that was written. During power up or in response to a software reset, this register is cleared to all zeros, which specifies all of the ports as inputs. The format of the Output Enable Register is shown below.

**TABLE 16**  
**Output Enable Register**

7	6	5	4	3	2	1	0
Outpt	Outpt	Outpt	Outpt	Outpt	Outpt	Outpt	Outpt
Enbl 7	Enbl 6	Enbl 5	Enbl 4	Enbl 3	Enbl 2	Enbl 1	Enbl 0
ENB3	ENB2	ENB1	ENB0	ENA3	ENA2	ENA1	ENA0

A logic 1 configures a port for output.  
A logic 0 configures a port for input.

### **Input / Output Data Ports (Base Add + 088H to 08FH) Read / Write**

The Input / Output Data Ports are byte wide bi-directional registers that are connected to the I/O data lines. These registers can be configured for either input or output operation using the Output Enable Registers. Following a reset, all of the Data Ports are configured as Inputs. Reading the ports will return a one for each bit that has a corresponding I/O line in the high state, and a zero for inputs that are in the low state. When the Data Port is configured as an output, bits that are written with ones will cause the corresponding output lines to be driven to the high state, and zeros will produce the low state. The Data Port can be read back when it is configured as an output, and it will return the value that was written last. The format of the I/O Data Ports is shown below.

**TABLE 17**  
**Input/Output Data Ports**

7	6	5	4	3	2	1	0
Data Bit 7	Data Bit 6	Data Bit 5	Data Bit 4	Data Bit 3	Data Bit 2	Data Bit 1	Data Bit 0

A logic 1 corresponds to a high state on the I/O line.

A logic 0 corresponds to a low state on the I/O line.